




HCAL Front End Electronics



Theresa Shaw


CMS HCAL Electronics Project Engineer

DOE/NSF Review

May 9, 2001



Front End Electronics




Electronics

- Scope
- System Overview
- Power/Packaging
- Backplanes
- Readout Cards
- ASICs
- Production Schedule



Front End System




<u>System</u>	<u>Channel Count</u>	<u>Base Cost</u>
2.1.5 HB	5040	442K
2.2.5 HO	2556	297K
2.3.5 HE	3744	409K
2.5.5 HF	2412	424K
Develop		2446K
Spares		392K
2.x.5	13752	4410K




FE/DAQ Readout

H
C
A
L





FE crates



**HB, HE and HO make use of a custom
Readout BoX (RBX)**


HF will use standard Eurocard Packaging

Crates Provide

- **Power,**
- **Cooling,**
- **Backplanes**





HB RBX



36 HB RBXs

4968 Channels




HB RBX COMPOSITE ASSEMBLY DRAWING

R. FOLTZ, FERMI LAB
J. MARCHANT, UNIV. OF NOTRE DAME
AS OF 23 FEBRUARY 2001




HE Box




36 HE RBXs

3672 Channels





Power Consumption



Power Consumption

HB – 298 W
23A@6.5V
33A@4.5V

HE – 205 W
17A@6.5V
21A@4.5V


HO+/- – 135 W
10A@6.5V
15A@4.5V

HO-0 – 189 W
16A@6.5V
21A@4.5V

CURRENT and POWER at BOARD LEVEL											
FE Board: QTY/BRD	POWER CONSUMPTION				IDLING CURRENT				TOTAL		
	VOLTAGE	5	5	2.5	3.3	5	5	2.5	3.3		
<i>Chips</i>											
QIE	6	0.2	0.4								
CCA	3				0.3						
Serializer	3			0.5							
LV regulator	3					0.025	0.025		0.025		
Current / Board		0.265	0.505		0.897727						
Total Power / Board											9.044773
Calibration Module (There are two boards per module)											
	VOLTAGE	5	5	2.5	3.3	5	5	2.5	3.3		
<i>Chips</i>											
QIE	3	0.2	0.4								
CCA	3				0.3						
Serializer	2			0.5							
LV regulator	3					0.025	0.025		0.025		
Current / Module		0.145	0.265		0.697727						
Total Power / Module											5.804773
CCM											
	VOLTAGE				3.3						
<i>Chips</i>					5						
LV regulators											
Current / Board					1.515152						
Total Power / Board											6.818182




HB Backplane Function





Backplanes

- ~87 CM LONG
- Provides Power
- Distributes 40 MHz Clock (3 load max)
- Provides path for RBXbus (serial communication bus)
- Temperature feedback







Readout Module Overview





FE Channels




T. Shaw
5/18/00

CMS QIE Solution



QIE Description



QIE

Charge Integrator Encoder

4 stage pipelined device (25ns per stage)

charge collection

settling

readout

reset

Inverting (HPDs) and Non-inverting (PMTs) Inputs

Internal non-linear Flash ADC

Outputs


5 bit mantissa

2 bit range exponent

2 bit Cap ID



QIE Specification




QIE Design Specifications

- Clock > 40 MHz
- Must accept both polarities of charge
- Charge sensitivity of lowest range – 1fC/LSB
 - In Calibration Mode 1/3 fC/LSB
- Maximum Charge – 9670 fC/25ns
- 4500 electrons rms noise
- FADC Differential Non-Linearity < .05 LSBs




FLASH ADC Quantization



Bins: $16 \times 1 + 7 \times 2 + 4 \times 3 + 3 \times 4 + 2 \times 5$ (total of 64 units = 480 mV, 1 unit = 0.3 GeV)


Ranges: *1, *5, *5, *5; Pedestal is in bin "3".

Calibration uses additional subset of comparators *3.







QIE Status





QIE ASIC

- Current splitter design submitted and tested
- Input amplifier with polarity and gain adjust submitted and tested
- Non-linear Flash ADC design submitted and tested
- Full design submitted – back mid to late June '01






QIE Schedule





Channel Control ASIC




The CCA provides the following functions:

- The processing and synchronization of data from two QIEs,
- The provision of phase-adjusted QIE clocking signals to run the QIE charge integrator and Flash ADC,
- Checking of the accuracy of the Capacitor IDs, the Cap IDs from different QIEs should be in synchronization,
- The ability to force the QIE to use a given range,
- The ability to set Pedestal DAC values,
- The ability to issue a test pulse trigger,
- The provision of event synchronization checks – a crossing counter will be implemented and checked for accuracy with every beam turn marker,
- The ability to send a known pattern to the serial optic link,
- The ability to “reset” the QIE at a known and determined time,
- And, the ability to send and report on any detected errors at a known and determined time.




CCA Status




Channel Control ASIC

- DLL for timing control submitted and tested
- 1ns multiplexer design submitted and tested
- Serial Interface design submitted and tested





Measured delays vs. tap

- Average delay : 972p STD : 77ps
- Min delay : 810p
- Max delay : 1170p






CCA Schedule





GOL Design Specifications



Synchronous (constant latency)

Transmission speed

- fast: 1.6 Gbps , 32 bit data input @ 40 MHz
- slow: 0.8 Gbps , 16 bit data input @ 40 MHz

Two encoding schemes



- G-Link
- Fiber channel (8B/10B)

Interfaces for control and status registers

- I2C
- JTAG




Gigabit link (G-Link, 8B/10B optional)





GOL Radiation hardness



Deep submicron (0.25 μm) CMOS

Enclosed CMOS transistors

Triple voting in state machines

Up-sizing of PLL components

Auto-error correction in Config. registers


Single Event Upsets

- Can we extrapolate for LHC?

CMS Environment	Pixel R = 4 – 20cm	Endcap ECAL R = 50 – 130cm	Tracker R = 65-120cm	Cavern R = 700 – 1200cm
Error/(chip hour)	$1.4 \cdot 10^{-2}$	$1.9 \cdot 10^{-4}$	$8.4 \cdot 10^{-5}$	$3.1 \cdot 10^{-8}$
#chips for one error each hour!	71	5.3K	12K	32M




GOL Status



- **Bit error rate test in the 800Mbit/s G-Link mode: 20 hours error free transmission (external laser driver).**
- **Bit error rate test in the 1.6Gbit/s 8B/10B mode: 13 hours error free transmission (external laser driver).**
- **I2C interface successfully tested.**
- **JTAG interface successfully tested.**
- **Need to understand and fix jitter problem on internal laser driver. This will be fixed in the next submission (April '01).**



VCSEL Selection




HFE4086-001

VCSEL Components, Data Communications, Flat Window
Pillpack, Unattenuate optics, no back monitor photodiode

FEATURES


- Designed for drive currents between 5 mA and 15 mA
- Optimized for low dependence of electrical properties over temperature
- High speed > 1 GHz
- Miniature flat-window, pill-pack package

MOUNTING DIMENSIONS (for reference only): in./(mm)






Readout Card Component Height





Goal is 1.6 cm stack



Geometric Space For Components




VCSEL Mechanics





Rad Tolerant Voltage Regulator



Developed by ST Microelectronics

Specified by CERN RD49

Shown to be Rad Hard

Presently fixing overvoltage protection

Pre-production parts due June 2001

Production parts late 2001





Fig. 7: Tuning of the maximum output current in a 2nd edition prototype regulator (version 2.5 V).



Production Phase




What we need to make it all work

- HPDs and Interface Cards
- ODU Assemblies
- RBXs
- Electrical Backplanes
- HV distributors
- Readout Modules
- FE Cards
 - QIEs
 - CCAs
 - GOLs
 - Voltage Regulators
 - VCSELs



HB RBX Assembly




Full RBX with
19 ch RMs


RBX Interior -- HV
distributor and
backplane



RM19 Sidewall removed





- The readout module (RM) integrates the HPD, front end electronics, and digital optical drivers.







Electronics Development







HB RBX Production and Installation







HE RBX Production and Installation







HO RBX Production and Installation






FE Installation Plan





FE Summary



Prototype ASICs will begin arriving this summer

We have scheduled a vertical slice test for late summer '01

We have prepared schedules and plans for final assembly and installation